A2 Transistor Characterization Report (T1 Qual Lot)

Device Performance Analysis Lot No. CYS18T02

Arvind Reddy & Fred Wahl Silicon Technology Version Date: Sept. 21, 1998

• <u>Overview</u>

This report is based on the electrical characterization data for the A2 process from a Micrus T1 qual lot. The report provides information relating to the electrical performance of transistors. A total of 3 wafers were measured on the Micrus Lot# CYS18T02 (Wafers: S6LPGUT, SWLPK2T, SNLPKAT). Nine sites were measured on each wafer (1 site at the center, 4 sites about 3cm from the edge & 4 sites about 6cm from the edge). The testing was done using the automatic prober in the Device Lab. The data from all the sites & wafers is lumped together and averaged to yield the final data.

For the graphs, each parameter is plotted against the drawn transistor length. And, only the average (mean) value of the parameter is plotted for each parameter.

Test Chip:	BATGIRL
Fab Name:	xxxxx
Process Name:	A2
Substrate Type:	P-type
Design Rule DB:	A2 (min poly = 0.24 um)
Device Size Bias:	Wbias=0.0µm, Lbias(N)=0.0µm, Lbias(P)=0.0µm
Lot Number:	CYS18T02
Test Wafer ID:	S6LPGUT, SWLPK2T & SNLPKAT
Split Condition:	None
Test Sites/Wafer:	9 sites per wafer
Test Equipment:	HP4062UX Parametric Test System #2
Test Software:	"C8 PCM Testing, rev 1.1", May 1992, by Fred Wahl

• Summary of results:

The following table summarizes the list of electrical parameters characterized in this report.

Figure	Name	Page
1	L(effective) vs. L(drawn) for NFET	4
2	L(effective) vs. L(drawn) for PFET	4
3	L(effective) vs. L(drawn) for ZVT NFET	5
4	Linear Vt vs. L(drawn) for NFET	6
5	Linear Vt vs. L(drawn) for PFET	6
6	Linear Vt vs. L(drawn) for ZVT NFET	7
7	Saturated Vt vs. L(drawn) for NFET	8
8	Saturated Vt vs. L(drawn) for PFET	8
9	Saturated Vt vs. L(drawn) for ZVT NFET	9
10	Inverse linear beta vs. L(drawn) for NFET	10
11	Inverse linear beta vs. L(drawn) for PFET	10
12	Inverse linear beta vs. L(drawn) for ZVT NFET	11
13	Gamma vs. L(drawn) for NFET	12
14	Gamma vs. L(drawn) for PFET	12
15	Gamma vs. L(drawn) for ZVT NFET	13
16	Off-state drain current (Vgs=0v) vs. L(drawn) for NFET	14
17	Off-state drain current (Vgs=0v) vs. L(drawn) for PFET	14
18	Off-state drain current (Vgs=0v) vs. L(drawn) for ZVT NFET	15
19	Off-state drain current (Vgs=0.3v) vs. L(drawn) for NFET	16
20	Off-state drain current (Vgs=0.3v) vs. L(drawn) for PFET	16
21	Off-state drain current (Vgs=0.3v) vs. L(drawn) for ZVT NFET	17
22	Saturated drain current vs. 1/L(drawn) for NFET	18
23	Saturated drain current vs. 1/L(drawn) for PFET	18
24	Saturated drain current vs. 1/L(drawn) for ZVT NFET	19
25	Off-state current vs. Saturated drain current for NFET	20
26	Off-state current vs. Saturated drain current for PFET	20
27	Off-state current vs. Saturated drain current for ZVT NFET	21

28	High-field Sub-threshold Swing vs. L(drawn) for NFET	22
29	High-field Sub-threshold Swing vs. L(drawn) for PFET	22
30	"Percent Avalanche" Isub/Ids vs. L(drawn) for NFET	24
31	"Percent Avalanche" Isub/Ids vs. L(drawn) for PFET	24
32	"Percent Avalanche" Isub/Ids vs. L(drawn) for ZVT NFET	25
33	BVDSS Breakdown Voltage vs. L(drawn) for NFET	26
34	BVDSS Breakdown Voltage vs. L(drawn) for PFET	26
35	BVDSS Breakdown Voltage vs. L(drawn) for ZVT NFET	27

This report is based on a T1 qual lot. A similar report with an extended study will be published on the T2 qual lot.

No unusual behavior is noticed on any parameter. The nominal channel length & the poly design min are both noted on the graphs. The Delta L is calculated using the 3-point method: 2 REF devices and the DUT. The saturated Vt for the zvt device is negative. The Gamma values for the zvt device is quite low. Note that two different off-state leakage current graphs are produced. The only difference between these two is the applied gate voltage - one at 0v & the other at 0.3v.

Additionally, several 'snapshot' curves are included in this report. A 'snapshot' is a set of 4 graphs (Id-Vg-Vb (linear), Id-Vd-Vg, Id-Vg-Vb (sub-threshold) and Rout-Vd) from a single bench measurement using the BTA BSimPro Software. There are 4 'snapshots' for NFET (20/0.24, 15/0.24, 1/2 & 1/0.24), 4 for PFET (15/0.24, 15/2, 1/2, 1/0.24) & 4 for ZeroVt FET (15/0.46, 15/0.56, 15/2 & 2/0.46). Also, several temperature 'snapshots' are included: 20/0.24 NFET at 130° C, 100° C, 75° C, 25° C, 0° C, -40° C & -55° C and 15/0.56 ZVT NFET at 130° C, 105° C, 100° C, 75° C, 25° C, 0° C.



Figure 2



Figure 3



Figure 5



Figure 6





Figure 9



Figure 11



Figure 12



A2



Figure 15





Figure 17



Figure 18



16



Figure 21



Figure 23

18



Figure 24



Figure 26

IDS (-A) @ Vds=Vgs=-2.5v

0.003

0.004

0.002

0.005

1.00E-11

0

0.001



Figure 27





Figure 30



Figure 31



Figure 32





Figure 34



Figure 35