

*Foundry Technology &  
Design Infrastructure*

**LEXX**  
**(L18 Test Chip Catalog)**

*Sept 2002*

**Table of Content**

<b>Section</b>	<b>Page</b>
<b>I. Introduction</b>	<b>3</b>
<b>II. Module location</b>	<b>5</b>
<b>III. Function blocks</b>	<b>6</b>
<b>IV. Device characterization</b>	<b>18</b>
<b>V. Process benchmark</b>	<b>39</b>

## I. Introduction

This document provides an overview of LEXX that is a test chip for Chartered Semiconductor Manufacture (CSM) Logic 0.18um 1-poly 6-metal salicide 1.8v/3.3v process. The whole chip has a size of 5000µm× 5000µm. It was taped out at September 10, 2002.

In an effort for model qualification, the test chip features several functional circuit blocks such as PLL, Bandgap and current mirror arrays. By monitoring key parameters within these circuits, we will be able to leverage the model performance in circuit level. The test chip also includes transistor modules and resistor modules that serve the vehicles for device characterization and process benchmark. The test chip has also included some special structures that either design groups or Foundry Technology group are interested in. These structures include fuse, 1/f noise, current mirror with gate diode, and NMOS/PMOS capacitors.


Topologically, The chip consists of two major portions. Half of the chip was developed by , which includes device characterization blocks and function circuits. Another half is owned by CSM. It includes the standard modules that interest . CSM has also used this half to test STD cell libraries and pads. Detail information about the test structures can be found in the following chapters.

The Lexx development team includes

- Ajay Amar, Foundry Technology
- Chunlin Wang, Foundry Technology
- Fred Wahl, Foundry Technology
- Jinhong Liu, Foundry Technology
- Johnny Wong, Foundry Technology
- Patrick Muyshondt, Foundry Technology
- Damir Spanjol, Mixed Signal Department
- James Woodruff, Layout
- Krish Subramoniam, Mixed Signal Department
- JH Chan, Chartered Semiconductor Manufacturer

***Foundry Technology &  
Design Infrastructure***


***Sept 2002***



*Figure 1, snapshot of the whole chip ( $5000 \times 5000 \mu\text{m}^2$ )*

## II, Module Location

### 1 Module Location of Half




B1, RendNSB  
 A1, RmatNSB  
 B2, RendN  
 A2, RmatN  
 B3, RendPSB  
 A3, RmatPSB  
 B4, RendP  
 A4, RmatP  
 B5, RendNW  
 A5, RmatNW  
 B6, RenP2NSB  
 A6, RmaP2NSB  
 B7, RenP2PSB  
 A7, RmaP2PSB

C15, Fuse cell  
 C16, 1/f noise  
 C17, BJT module without dummies  
 C18, BJT module with dummies  
 C19, current mirror array  
 C20, match gate with diodes  
 C21, NC and PC module for HV devices  
 C22, NC and PC module for LV devices  
 C23, Bandgap bias generator  
 C24, metal gates  
 C25, PLL resistor module  
 C26, PLL.  
 C27, Finger capacitor  
 C28, Finger capacitor

*Figures 3, Module layout map for half.*

## 2, Module Location of Chartered Half



S1 – CS\_RO\_mod1  
S2 – CS\_RO\_mod2  
S3 – CS\_TN\_mod1  
S4 – CS\_TN\_mod2  
S5 – CS\_TP\_mod1

S6 – CS\_TP\_mod2  
S7 – CS\_TKN\_mod1  
S8 – CS\_TKN\_mod2  
S9 – CS\_TKP\_mod1  
S10 – CS\_TKP\_mod2

*Figure 2, module layout for Chartered half*

### 3, Pin Assignments of Half




Figure 4, Pin assignment for test structures

### III. Function blocks

Location: C26

Name: PLL

Size: 200x700um<sup>2</sup>

Purpose: To test the new architecture/approach so that we can transition all our plls to a more robust, simple, smaller, faster, and hopefully better jitter performance pll.

Description: Phase-Locked-Loop using 3 stages differential ring oscillator approach and requires no digital calibrations

Pad Assignments:

2 analog output

2 analog power/ground (pll\_vdda and pll\_gnda)

2 digital power/ground (pll\_vddd and pll\_gnnd)

1 digital output (can support min 50mhz)

1 digital input (can support min 50mhz)

12 digital inputs (static signals)

Note: See figure 4 for more detail PLL pin assignment information.




Location: C19

Name: Mirror Array

Size: 900 x 1000  $\mu\text{m}^2$

Purpose: Test matching character vs. distance for different sizes of thick oxide devices schematic

Description: PMOS device array configurable as current mirrors. Contains ten different device sizes each size consisting of 50 2x devices sharing drains and sources.



*Figure 5, schematic of each row in Mirror Array*

Pad Assignment: Sizes shown are for a 1x device. Drains of 2x device are numbered and come out at top and bottom of the array as shown in Fig 6. All devices share a common source which has 4 access points. Gates are shared for each row and are accessible at the sides of the array as shown. Due to space limitations some drains are shared. These are shown as multiple numbers on the pads, each number representing a 2x device.

Location: C23

Name: Band gap

size:


Description/purpose: Generates bandgap voltage and supplies PTAT current

Pad Assignment

Outputs are bandgap voltage (as\_vbg) and PTAT current (as\_iptat).

Inputs: i\_pwr (power-on control signal).

The bandgap cell is connected to the padring. See pin diagram for pad locations.



Map of pad loc

Figure 6, Pad location


Location: C20

Name: Matching Array w/O Gate Diodes

Purpose: PMOS device array to test the effects of gate antenna diodes on matching.

Description: Consists of four sizes in four arrays. All devices are thin oxide (1.8V) transistors. Arrays consist of four 2x devices with common gates and sources but independent drains, with antenna diodes on the gates and dummies on each side of the array. Antenna diodes are attached to each individual gate with metal one. As a control there are four of the same size devices without diodes on the gates in each array. Note the devices without diodes share the source with the devices with diodes, but not the gates. Source lines within each section are connected, but, top and bottom sections are independent.

See schematic for connections.



Key:

**S = Common Source for Each Section**

**GwD = Common Gates with Antenna Diodes**

**GwoD = Common Gates without Antenna Diodes**

**Dn = Drains of 2x Devices ( note: for each section top drain are for devices with antenna diodes and bottom are without)**

Figure 7, Pad location for matching array with gate diode.

Location: C15

Name: Fuse Cell

Purpose: Test metal 4 fuse blowing capability

Description: It includes logic control circuits to address the cell and trigger fuse blow. Output logic senses the status of fuse.

Pad Assignments:

- BC Fuse SEL, select the cell
- POWER, 3.3v power supply
- OUT, Status of fuse. High for fuse blow
- BC Fuse EN, Trigger fuse blow when the cell is selected
- IDLE PWR, Power enable
- BC Fuse MUX, Select between fuse state or logic input
- DCND, Ground

Location C16

Name: 1/f noise module

Purpose: measures 1/f noise

Description: The module contains four different geometry devices for each type.

Pad Assignments:

Dev Type	Dev #	Number	Active Width	Gate Length	Drain Pad	Source Pad	Gate Pad	Body Pad
1.8v NMOS	1	1	10	0.18	D18n_1	S18n_1	G18n_1	ground
	2	1	10	1.0	D18n_2	S18n_2	G18n_2	ground
	3	1	10	8	D18n_3	S18n_3	G18n_3	ground
	4	2	5	1	D18n_4	S18n_4	G18n_4	ground
1.8v PMOS	5	1	10	0.18	D18p_1	S18p_1	G18p_1	ground
	6	1	10	1.0	D18p_2	S18p_2	G18p_2	ground
	7	1	10	8	D18p_3	S18p_3	G18p_3	ground
	8	2	5	1	D18p_4	S18p_4	G18p_4	ground
3.3v NMOS	9	1	10	0.18	D33n_1	S33n_1	G33n_1	ground
	10	1	10	1.0	D33n_2	S33n_2	G33n_2	ground
	11	1	10	8	D33n_3	S33n_3	G33n_3	ground
	12	2	5	1	D33n_4	S33n_4	G33n_4	ground
3.3v PMOS	13	1	10	0.18	D33p_1	S33p_1	G33p_1	ground
	14	1	10	1.0	D33p_2	S33p_2	G33p_2	ground
	15	1	10	8	D33p_3	S33p_3	G33p_3	ground
	16	2	5	1	D33p_4	S33p_4	G33p_4	ground

Location: C17

Name: BJT module without dummy

Purpose: Character BJT with different emitter sizes.

Pad Assignments:

Dev #	Name	Emitter Width	Emitter Length	Emitter Pad	Base Pad
1	Min spac	3	3	BJT 3x3 min	BASE
2		3	3	BJT 3x3	BASE
3		5	5	BJT 5x5 min	BASE
4		5	5	BJT5x5	BASE
5		7	7	BJT 7x7	BASE
6		10	10	BJT 10x10	BASE
7		14	14	BJT 14x14	BASE

Location: C18

Name: BJT module with dummies

Purpose: Character BJT with different emitter sizes.

Pad Assignments:

Dev #	Name	Emitter Width	Emitter Length	Emitter Pad	Base Pad
1		3	3	BJT 3x3 min	BASE
2		3	3	BJT 3x3	BASE
3		5	5	BJT 5x5 min	BASE
4		5	5	BJT5x5	BASE
5		7	7	BJT 7x7	BASE
6		10	10	BJT 10x10	BASE
7		14	14	BJT 14x14	BASE

Location: C21

Name: NC/PC of thick oxide devices

Purpose: To measure the characteristics of 3.3v NMOS and PMOS capacitor

Description: There are four different sizes for each type. A “HV” sign at the bottom of the module differentiate it from thin oxide devices.




Figure 8, NMOS capacitor test module schematic




Figure 9, NMOS capacitor test module schematic

Pad Assignments:

	Dev #	Name	Active Width	Gate Length	Drain Pad	Source Pad	Gate Pad	Body Pad
3.3v NMOS	1		0.5	0.5	Well	Well	Cap5xp5	well
	2		1	1	Well	Well	Cap1x1	well
	3		5	5	Well	Well	Cap5x5	well
	4		20	20	Well	Well	Cap20x20	well
3.3v PMOS	5		0.5	0.5	Sub	Sub	Pcap5xp5	Sub
	6		1	1	Sub	Sub	Pcap1x1	Sub
	7		5	5	Sub	Sub	Pcap5x5	Sub
	8		20	20	Sub	Sub	Pcap20x20	sub

Location: C22

Name: NC/PC of thin oxide devices

Purpose: To measure the characteristics of 1.8v NMOS and PMOS capacitor

Description:




Figure 10, NMOS capacitor test module schematic




Figure 11, NMOS capacitor test module schematic

Pad Assignments:

	Dev #	Name	Active Width	Gate Length	Drain Pad	Source Pad	Gate Pad	Body Pad
3.3v NMOS	1		0.5	0.5	Well	Well	Cap5xp5	well
	2		1	1	Well	Well	Cap1x1	well
	3		5	5	Well	Well	Cap5x5	well
	4		20	20	Well	Well	Cap20x20	well
3.3v PMOS	5		0.5	0.5	Sub	Sub	Pcap5xp5	Sub
	6		1	1	Sub	Sub	Pcap1x1	Sub
	7		5	5	Sub	Sub	Pcap5x5	Sub
	8		20	20	Sub	Sub	Pcap20x20	sub

Location: C24

Name: Metal Gates

Purpose: To test metal gate characteristics for ESD protection

Description: Two sets of devices with different gate length, and with nwell drain vs non-nwell drain.




Figure 12, Metal Gate cross-section

Pad Assignments:

Dev #	Name	Active Width	Gate Length	Drain Pad	Source Pad	Gate Pad	Body Pad
1		45	2	M1 2u	SUB	M1 2u	SUB
2		45	3	M2 3u	SUB	M2 3u	SUB
3		45	1.5	M3 1p5u	SUB	M3 1p5u	SUB
4		45	2.5	M4 2p5u	SUB	M4 2p5u	SUB

Location: C25

Name: PLL resistor module

Purpose: To test  $R_{end}$  and  $\Delta w$  effect for N+ poly resistor.

Description: There are three N+ poly resistor bars with same L/W ratio.




Figure 13, N+ poly resistor schematic



Location: C27 / C28

Name: muti-finger capacitor

Purpose: To test the characteristics of metal to metal multi-finger capacitors

Description:




Figure 14, Muti-finger capacitor structure

Pad Assignments:

Dev #	Name	M3 Width	M3 Length	M2 width h	M2 length	M2 to M3 space	M2 to M2 space	M3 to M3 space
1		10	10	1	6	7		5
2		5	10	2	6	7		5

## IV. Device characterization:

Modules of type Rmat and Rend are used in pairs to acquire Resistor parameters such as Rsheet, deltaW, tcr1, tcr2, vcr1, vcr2, vbak1, vbak2, Rcon, Rint/Rend and matching .

Location: A1                      Name: RmatNSB, N+ diffused Salicide blocked

### General Description:

This 18 pad module contains 3 sets of 4 matched resistors, each set representing one resistor width. Two of the resistors for each width are surrounded by ‘dummy’ resistors, the other two are not so protected. This module also contains a VanderPauw sheet resistance monitor for this type resistor.

### Specifics:

N+ diffused Salicide blocked Resistor layer. Pad 10 provides backside substrate contact for backbias.

Res Group A: W=4um, Lsalblk=20um, Lend=0.7um, Num contacts/end=8.

Res Group B: W=1um, Lsalblk=5um, Lend=0.7um, Num contacts/end=2.

Res Group C: W=9um, Lsalblk=45um, Lend=0.7um, Num contacts/end=17.

### Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name
1	VDP I+		18	VDP V+
2	VDP I-		17	VDP V-
3	Ra1d	W=4, Lsb=20, Lend=0.7, Nc=8	16	Ra3
4	Ra2d		15	Ra4
5	Rb1d	W=1, Lsb=5, Lend=0.7, Nc=2	14	Rb3
6	Rb2d		13	Rb4
7	Rc1d	W=9, Lsb=45. Lend=0.7, Nc=17	12	Rc3
8	Rc2d		11	Rc4
9	Res Com		10	Sub COM

### Diagram:




Figure 15, RmatNSB, N+ diffused Salicide blocked

Location: B1

Name: RendN, N+ diffused Salicide Block

General Description:

This 18 pad module contains three 3-tap resistors, each having different widths. Resistors are of the same overall length and each tap on each resistor is in the same relative position on the resistors. Each of these resistors also have separate Current In (I+) terminals and share one Current Out (common I-) terminal. This module also contains a single-contact Kelvin-type test structure.

Specifics:

N+ diffused salicide block Resistor layer. Pad 10 provides backside substrate contact for backbias. Drawn contact size 0.22x0.22um.

3-Tap Res A: W=1um, L1=0.51um, L2=3.01um, L3=27.42um, Lend=0.7um, Ws=0.4um, Nc=2

3-Tap Res B: W=4um, L1=0.5um, L2=3.0um, L3=27.5um, Lend=0.7um, Ws=0.4um, Nc=8

3-Tap Res C: W=9um, L1=0.5um, L2=3.0um, L3=27.5um, Lend=0.7um, Ws=0.4um, Nc=17

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name
1	Con I+	Single Kelvin Contact	18	Con V-
2	Con V+		17	Con I-
3	Ratap2	3-Tap Resistor A (1um)	16	Ratap3
4	Ratap1		15	Ra I+
5	Rbtap2	3-Tap Resistor B(4um)	14	Rbtap3
6	Rbtap1		13	Rb I+
7	Rctap2	3-Tap Resistor C(9um)	12	Rctap3
8	Rctap1		11	Rc I+
9	Res Com I-		10	Sub COM

Diagram:




Figure 16, RendN, N+ diffused Salicide Block

Location: A2            Name: RmatN, N+ diffused

**General Description:**

This 18 pad module contains 3 sets of 4 matched resistors, each set representing one resistor width. Two of the resistors for each width are surrounded by ‘dummy’ resistors, the other two are not so protected. This module also contains a VanderPauw sheet resistance monitor for this type resistor.

**Specifics:**

N+ diffused Resistor layer. Pad 10 provides backside substrate contact for backbias.

Res Group A: W=4um, Lcc=20.44um, Lend=0.48um, Num contacts/end=8.


Res Group B: W=1um, Lcc=5.44um, Lend=0.48um, Num contacts/end=2.

Res Group C: W=9um, Lcc=45.44um, Lend=0.48um, Num contacts/end=17.

**Pad Assignments, Descriptions:**

Pad #	Name	Description	Pad #	Name	
1	VDP I+		18	VDP V+	
2	VDP I-		17	VDP V-	
3	Ra1d	W=4, Lcc=20.44, Lend=0.48, Nc=8	16	Ra3	
4	Ra2d		15	Ra4	
5	Rb1d	W=1, Lcc=5.44, Lend=0.48, Nc=2	14	Rb3	
6	Rb2d		13	Rb4	
7	Rc1d	W=9, Lcc=45.44, Lend=0.48, Nc=17	12	Rc3	
8	Rc2d		11	Rc4	
9	Res Com		10	Sub COM	

**Diagram:**



*Figure 17, RmatN, N+ diffused*

Location: B2

Name: RendN, N+ diffused

General Description:

This 18 pad module contains three 3-tap resistors, each having different widths. Resistors are of the same overall length and each tap on each resistor is in the same relative position on the resistors. Each of these resistors also have separate Current In (I+) terminals and share one Current Out (common I-) terminal. This module also contains a single-contact Kelvin-type test structure.

Specifics:

N+ diffused Resistor layer. Pad 10 provides backside substrate contact for backbias. Drawn contact size 0.22x0.22um. Distances to inside of contact edge.

3-Tap Res A: W=1um, L1=0.73um, L2=3.23um, L3=27.64um, Lend=0.48um, Ws=0.4um, Nc=2

3-Tap Res B: W=4um, L1=0.72um, L2=3.22um, L3=27.72um, Lend=0.48um, Ws=0.4um, Nc=8

3-Tap Res C: W=9um, L1=0.72um, L2=3.22um, L3=27.72um, Lend=0.48um, Ws=0.4um, Nc=17

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name
1	Con I+	Single Kelvin Contact	18	Con V-
2	Con V+		17	Con I-
3	Ratap2	3-Tap Resistor A (1um)	16	Ratap3
4	Ratap1		15	Ra I+
5	Rbtap2	3-Tap Resistor B(4um)	14	Rbtap3
6	Rbtap1		13	Rb I+
7	Rctap2	3-Tap Resistor C(9um)	12	Rctap3
8	Rctap1		11	Rc I+
9	Res Com I-		10	Sub COM

Diagram:




Figure 18, RendN, N+ diffused

Location: A3

Name: RmatPSB, P+ diffused Salicide Block

General Description:

This 18 pad module contains 3 sets of 4 matched resistors, each set representing one resistor width. Two of the resistors for each width are surrounded by ‘dummy’ resistors, the other two are not so protected. This module also contains a VanderPauw sheet resistance monitor for this type resistor.

Specifics:

P+ diffused Salicide Block Resistor layer. Pad 10 provides Nwell contact for backbias.

Res Group A: W=4um, Lsalblk=20um, Lend=0.7um, Num contacts/end=8.

Res Group B: W=1um, Lsalblk=5um, Lend=0.7um, Num contacts/end=2.

Res Group C: W=9um, Lsalblk=45um, Lend=0.7um, Num contacts/end=17.

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name	
1	VDP I+		18	VDP V+	
2	VDP I-		17	VDP V-	
3	Ra1d	W=4, Lsb=20, Lend=0.7, Nc=8	16	Ra3	
4	Ra2d		15	Ra4	
5	Rb1d	W=1, Lsb=5, Lend=0.7, Nc=2	14	Rb3	
6	Rb2d		13	Rb4	
7	Rc1d	W=9, Lsb=45. Lend=0.7, Nc=17	12	Rc3	
8	Rc2d		11	Rc4	
9	Res Com		10	NW COM	

Diagram:




Figure 19, RmatPSB, P+ diffused Salicide Block

Location: B3

Name: RendPSB, P+ diffused Salicide Blocked

General Description:

This 18 pad module contains three 3-tap resistors, each having different widths. Resistors are of the same overall length and each tap on each resistor is in the same relative position on the resistors. Each of these resistors also have separate Current In (I+) terminals and share one Current Out (common I-) terminal. This module also contains a single-contact Kelvin-type test structure.

Specifics:

P+ diffused Salicide Block Resistor layer. Pad 10 provides Nwell contact for backbias. Drawn contact size 0.22x0.22um.

3-Tap Res A: W=1um, L1=0.51um, L2=3.01um, L3=27.42um, Lend=0.7um, Ws=0.4um, Nc=2

3-Tap Res B: W=4um, L1=0.5um, L2=3.0um, L3=27.5um, Lend=0.7um, Ws=0.4um, Nc=8

3-Tap Res C: W=9um, L1=0.5um, L2=3.0um, L3=27.5um, Lend=0.7um, Ws=0.4um, Nc=17

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name	
1	Con I+	Single Kelvin Contact	18	Con V-	
2	Con V+		17	Con I-	
3	Ratap2	3-Tap Resistor A (1um)	16	Ratap3	
4	Ratap1		15	Ra I+	
5	Rbtap2	3-Tap Resistor B(4um)	14	Rbtap3	
6	Rbtap1		13	Rb I+	
7	Rctap2	3-Tap Resistor C(9um)	12	Rctap3	
8	Rctap1		11	Rc I+	
9	Res Com I-		10	NW COM	

Diagram:




Figure 20, RendPSB, P+ diffused Salicide Blocked

Location: A4                      Name: RmatP, P+ diffused

General Description:

This 18 pad module contains 3 sets of 4 matched resistors, each set representing one resistor width. Two of the resistors for each width are surrounded by ‘dummy’ resistors, the other two are not so protected. This module also contains a VanderPauw sheet resistance monitor for this type resistor.

Specifics:

P+ diffused Resistor layer. Pad 10 provides Nwell contact for backbias.

Res Group A: W=4um, Lcc=20.44um, Lend=0.48um, Num contacts/end=8.

Res Group B: W=1um, Lcc=5.44um, Lend=0.48um, Num contacts/end=2.

Res Group C: W=9um, Lcc=45.44um, Lend=0.48um, Num contacts/end=17.

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name	
1	VDP I+		18	VDP V+	
2	VDP I-		17	VDP V-	
3	Ra1d	W=4, Lcc=20.44, Lend=0.48, Nc=8	16	Ra3	
4	Ra2d		15	Ra4	
5	Rb1d	W=1, Lcc=5.44, Lend=0.48, Nc=2	14	Rb3	
6	Rb2d		13	Rb4	
7	Rc1d	W=9, Lcc=45.44, Lend=0.48, Nc=17	12	Rc3	
8	Rc2d		11	Rc4	
9	Res Com		10	NW COM	

Diagram:




Figure 21, RmatP, P+ diffused



Location: B4

Name: RendP, P+ diffused

General Description:

This 18 pad module contains three 3-tap resistors, each having different widths. Resistors are of the same overall length and each tap on each resistor is in the same relative position on the resistors. Each of these resistors also have separate Current In (I+) terminals and share one Current Out (common I-) terminal. This module also contains a single-contact Kelvin-type test structure.

Specifics:

P+ diffused Resistor layer. Pad 10 provides Nwell contact for backbias. Drawn contact size 0.22x0.22um.

3-Tap Res A: W=1um, L1=0.73um, L2=3.23um, L3=27.64um, Lend=0.48um, Ws=0.4um, Nc=2

3-Tap Res B: W=4um, L1=0.72um, L2=3.22um, L3=27.72um, Lend=0.48um, Ws=0.4um, Nc=8

3-Tap Res C: W=9um, L1=0.72um, L2=3.22um, L3=27.72um, Lend=0.48um, Ws=0.4um, Nc=17

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name	
1	Con I+	Single Kelvin Contact	18	Con V-	
2	Con V+		17	Con I-	
3	Ratap2	3-Tap Resistor A (1um)	16	Ratap3	
4	Ratap1		15	Ra I+	
5	Rbtap2	3-Tap Resistor B(4um)	14	Rbtap3	
6	Rbtap1		13	Rb I+	
7	Rctap2	3-Tap Resistor C(9um)	12	Rctap3	
8	Rctap1		11	Rc I+	
9	Res Com I-		10	NW COM	

Diagram:




Figure 22, RendP, P+ diffused

Location: A5                      Name: RmatNW, NW under STI

**General Description:**

This 18 pad module contains 3 sets of 4 matched resistors, each set representing one resistor width. Two of the resistors for each width are surrounded by ‘dummy’ resistors, the other two are not so protected. This module also contains a VanderPauw sheet resistance monitor for this type resistor.

**Specifics:**

NW under STI Resistor layer. Pad 10 provides backside substrate contact for backbias.

Lengths measured from inner N+ AA edge.

Res Group A: W=4.µm, Laa=20.3µm, Lend=0.69µm, Num contacts/end=7.


Res Group B: W=2.2µm, Laa=11.3µm, Lend=0.69µm, Num contacts/end=4

Res Group C: W=9µm, Laa=45.45µm, Lend=0.54µm, Num contacts/end=17.

**Pad Assignments, Descriptions:**

Pad #	Name	Description	Pad #	Name	
1	VDP I+	16 x 16 µm VDP	18	VDP V+	
2	VDP I-		17	VDP V-	
3	Ra1d	W=4, Laa=20.3, Lend=0.69, Nc=7	16	Ra3	
4	Ra2d		15	Ra4	
5	Rb1d	W=2.2, Laa=11.3 Lend=0.69, Nc=4	14	Rb3	
6	Rb2d		13	Rb4	
7	Rc1d	W=9, Lsb=45.45. Lend=0.54, Nc=17	12	Rc3	
8	Rc2d		11	Rc4	
9	Res Com		10	Sub COM	

**Diagram:**



*Figure 23, RmatNW, NW under STI*

Location: B5

Name: RendNW, NW under STI

General Description:

This 18 pad module contains three 3-tap resistors, each having different widths. Resistors are of the same overall length and each tap on each resistor is in the same relative position on the resistors. Each of these resistors also have separate Current In (I+) terminals and share one Current Out (common I-) terminal. This module also contains a single-contact Kelvin-type test structure.

Specifics:

NW under STI Resistor layer. Pad 10 provides backside substrate contact for backbias. Drawn contact size 0.22x0.22um. Lengths measured from inner AA edge.

3-Tap Res A: W=2.2um, L1=1.56um, L2=4.36um, L3=28.47um, Lend=0.69um, Ws=2.2um, Nc=3

3-Tap Res B: W=4um, L1=1.55um, L2=4.35um, L3=28.55um, Lend=0.69um, Ws=2.2um, Nc=7

3-Tap Res C: W=9um, L1=1.555um, L2=4.36um, L3=28.55um, Lend=0.69um, Ws=2.2um~, Nc=16

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name
1	Con I+	Single Kelvin Contact	18	Con V-
2	Con V+		17	Con I-
3	Ratap2	3-Tap Resistor A (1um)	16	Ratap3
4	Ratap1		15	Ra I+
5	Rbtap2	3-Tap Resistor B(4um)	14	Rbtap3
6	Rbtap1		13	Rb I+
7	Rctap2	3-Tap Resistor C(9um)	12	Rctap3
8	Rctap1		11	Rc I+
9	Res Com I-		10	Sub COM

Diagram:




Figure 24, RendNW, NW under STI

Location: A6

Name: RmatP2NSB, N+ Poly Silicide Blocked

General Description:

This 18 pad module contains 3 sets of 4 matched resistors, each set representing one resistor width. Two of the resistors for each width are surrounded by ‘dummy’ resistors, the other two are not so protected. This module also contains a VanderPauw sheet resistance monitor for this type resistor.

Specifics:

N+ Poly Silicide Blocked Resistor layer. Pad 10 provides backside substrate contact for backbias.

Res Group A: W=4um, Lsalblk=20um, Lend=0.7um, Num contacts/end=8.

Res Group B: W=1um, Lsalblk=5um, Lend=0.7um, Num contacts/end=2.

Res Group C: W=9um, Lsalblk=45um, Lend=0.7um, Num contacts/end=17.

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name	
1	VDP I+		18	VDP V+	
2	VDP I-		17	VDP V-	
3	Ra1d	W=4, Lsb=20, Lend=0.7, Nc=8	16	Ra3	
4	Ra2d		15	Ra4	
5	Rb1d	W=1, Lsb=5, Lend=0.7, Nc=2	14	Rb3	
6	Rb2d		13	Rb4	
7	Rc1d	W=9, Lsb=45. Lend=0.7, Nc=17	12	Rc3	
8	Rc2d		11	Rc4	
9	Res Com		10	Sub COM	

Diagram:




Figure 25, RmatP2NSB, N+ Poly Silicide Blocked

Location: B6

Name: RendP2NSB, N+ Poly Silicide Blocked

General Description:

This 18 pad module contains three 3-tap resistors, each having different widths. Resistors are of the same overall length and each tap on each resistor is in the same relative position on the resistors. Each of these resistors also have separate Current In (I+) terminals and share one Current Out (common I-) terminal. This module also contains a single-contact Kelvin-type test structure.

Specifics:

N+ Poly Silicide Blocked Resistor layer. Pad 10 provides backside substrate contact for backbias. Drawn contact size 0.22x0.22um.

3-Tap Res A: W=1um, L1=0.71um, L2=3.21um, L3=27.62um, Lend=0.7um, Ws=0.8um, Nc=2

3-Tap Res B: W=4um, L1=0.7um, L2=3.205um, L3=27.7um, Lend=0.7um, Ws=0.8um, Nc=8

3-Tap Res C: W=9um, L1=0.7um, L2=3.2um, L3=27.7um, Lend=0.7um, Ws=0.8um, Nc=17

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name	
1	Con I+	Single Kelvin Contact	18	Con V-	
2	Con V+		17	Con I-	
3	Ratap2	3-Tap Resistor A (1um)	16	Ratap3	
4	Ratap1		15	Ra I+	
5	Rbtap2	3-Tap Resistor B(4um)	14	Rbtap3	
6	Rbtap1		13	Rb I+	
7	Rctap2	3-Tap Resistor C(9um)	12	Rctap3	
8	Rctap1		11	Rc I+	
9	Res Com I-		10	Sub COM	

Diagram:




Figure 26, RendP2NSB, N+ Poly Silicide Blocked

Location: A7

Name: RmatP2PSB, P+ Poly Silicide Blocked

General Description:

This 18 pad module contains 3 sets of 4 matched resistors, each set representing one resistor width. Two of the resistors for each width are surrounded by ‘dummy’ resistors, the other two are not so protected. This module also contains a VanderPauw sheet resistance monitor for this type resistor.

Specifics:

P+ Poly Silicide Blocked Resistor layer. Pad 10 provides backside substrate contact for backbias.

Res Group A: W=4um, Lsalblk=20um, Lend=0.7um, Num contacts/end=8.

Res Group B: W=1um, Lsalblk=5um, Lend=0.7um~, Num contacts/end=2.

Res Group C: W=9um, Lsalblk=45um, Lend=0.7um, Num contacts/end=17.

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name	
1	VDP I+		18	VDP V+	
2	VDP I-		17	VDP V-	
3	Ra1d	W=4, Lsb=20, Lend=0.7, Nc=8	16	Ra3	
4	Ra2d		15	Ra4	
5	Rb1d	W=1, Lsb=5, Lend=0.7, Nc=2	14	Rb3	
6	Rb2d		13	Rb4	
7	Rc1d	W=9, Lsb=45. Lend=0.7, Nc=17	12	Rc3	
8	Rc2d		11	Rc4	
9	Res Com		10	Sub COM	

Diagram:




Figure 27, RmatP2PSB, P+ Poly Silicide Blocked

Location: B7

Name: RendP2PSB, P+ Poly Silicide Blocked

General Description:

This 18 pad module contains three 3-tap resistors, each having different widths. Resistors are of the same overall length and each tap on each resistor is in the same relative position on the resistors. Each of these resistors also have separate Current In (I+) terminals and share one Current Out (common I-) terminal. This module also contains a single-contact Kelvin-type test structure.

Specifics:

P+ Poly Silicide Blocked Resistor layer. Pad 10 provides backside substrate contact for backbias. Drawn contact size 0.22x0.22um.

3-Tap Res A: W=1um, L1=0.71um, L2=3.21um, L3=27.62um, Lend=0.7um, Ws=0.8um, Nc=2

3-Tap Res B: W=4um, L1=0.7um, L2=3.205um, L3=27.7um, Lend=0.7um, Ws=0.8um, Nc=8

3-Tap Res C: W=9um, L1=0.7um, L2=3.2um, L3=27.7um, Lend=0.7um, Ws=0.8um, Nc=17

Pad Assignments, Descriptions:

Pad #	Name	Description	Pad #	Name
1	Con I+	Single Kelvin Contact	18	Con V-
2	Con V+		17	Con I-
3	Ratap2	3-Tap Resistor A (1um)	16	Ratap3
4	Ratap1		15	Ra I+
5	Rbtap2	3-Tap Resistor B(4um)	14	Rbtap3
6	Rbtap1		13	Rb I+
7	Rctap2	3-Tap Resistor C(9um)	12	Rctap3
8	Rctap1		11	Rc I+
9	Res Com I-		10	Sub COM

Diagram:





Figure 28, RendP2PSB, P+ Poly Silicide Blocked

## V. Process benchmark

### PAD RING

The pad ring used in these structures have following dimensions and spaces(unit: um) :



### IMPORTANT NOTICE:

**Metal 1 & 2 are used in most of structures for interconnect ion.**



- **Module CS\_RO\_mod1 contains Ring Oscillators for model calibration.**
- **The ring oscillator contains 61 stages inverter chain with 4 kind of metal loading. The LPE structure for 4 kind of metal1 loading**
- **Metal3 is used for this Module.**

**The operation of the oscillators(RO\_INV1-RO\_INV9) is as follows:**

RNG\_DLYN: High to force oscillation or "ringing".

Low to use the cell chain as a delay line.

OSC\_IN: Input when in delay mode. Active high enable when in ring mode (Low will initialize the osc.).

OSC\_OUT: Buffered Output of oscillator.

S/N	Structure	Wn / Wp (um)	L (um)	Remarks
1.	RO_023X023_GND	10/20	0.18	Thin gate 61-stage INV. With M1 loading. Signal line with neighboring ground line Metal1 Width:0.23um , Metal1 Space:0.23um. Metal Length: 700um
2.	RO_INV_N04P08_05	0.4/0.8	0.5	Thin gate 127-stage INV. No loading.

- **Pads assignment**

RO_INV_N04P08_05: VDD_CORE	<b>1</b>	<b>2</b>	RO_INV_N04P08_05: VSS_CORE
RO_INV_N04P08_05: VDD_BUFFER	<b>3</b>	<b>4</b>	RO_INV_N04P08_05: VSS_BUFFER
RO_023X023_GND :VSS	<b>21</b>	<b>22</b>	Not use
RO_023X023_GND:VDD	<b>23</b>	<b>24</b>	RO_023X023_GND:OUT

## **Module CS\_RO\_mod2**

- **Module CS\_RO\_mod2 contains Ring oscillators .**

- Structures:

### 1. Ring Oscillators

S/N	Structure	Wn / Wp (um)	L (um)	Remarks
1.	TN-RO4-NOR	5/10	0.18	Thin gate 127-stage NOR gate RO. No loading
2.	TN-RO5-NAND	5/10	0.18	Thin gate 127-stage NAND gate RO. No loading.
3.	TN-RO6	10/20	0.18	Thin gate 127-stage INV RO , No loading.
4.	TN-RO7	10/20	0.18	Thin gate 127-stage INV RO with FO3
5.	TK-RO1	10/20	0.35	Thick gate 127-stage RO. No loading (4 pads)

- Pads assignment

#### MODULE05 BLOCK 2(Size x=390um, y=1880um)

TK-RO1: GND	1	2	TK-RO1: VDD
TK-RO1: Enable	3	4	TK-RO1: OUT
TN-RO7: GND	5	6	TN-RO7: VDD
TN-RO7: Enable	7	8	TN-RO7: OUT
	9	10	
	11	12	
TN-RO4-NOR: GND	13	14	TN-RO4-NOR: VDD
TN-RO4-NOR: Enable	15	16	Not use
TN-RO5-NAND: GND	17	18	TN-RO5-NAND: VDD
TN-RO5-NAND: Enable	19	20	Not use
TN-RO6(INV Wn=10,Wp=20, L=0.18): GND	21	22	TN-RO6: VDD
TN-RO6: Enable	23	24	TN-RO5: OUT, TN-RO4-NOR: OUT, TN-RO5-NAND: OUT

## Module CS\_TKN/P\_mod1/2

- **Module CS\_TKN\_mod1, CS\_TKN\_mod2, CS\_TKP\_mod1 and CS\_TKP\_mod2 contain thick gate NMOS and PMOS for DC, Temperature & Overlap Capacitance Spice modeling.**
- **Gate, drain ,source and bulk of all devices are isolated..**

<b>L \ W</b>	<b>100</b>	<b>20</b>	<b>10</b>	<b>1.2</b>	<b>0.6</b>	<b>0.4</b>	<b>0.3</b>
<b>50</b>							
<b>20</b>							
<b>10</b>			X			X, P	P
<b>1.5</b>			X				
<b>0.8</b>			X				
<b>0.5</b>			X				
<b>0.36</b>			X				
<b>0.35</b>			X	P		X, P	P
<b>0.32</b>			X				
<b>0.30</b>							
<b>0.28</b>							

1. X - Single Device with D, G, S, B isolated.
2. P - Parallel device (50x)
3. P\* - Parallel device (40x)

## Module CS TKN mod1

**Description: Thick gate NMOS .**

**Purpose : IV/CV/Temperature modeling**

- Pads assignment

Thick NMOS: W/L=10/10: Source	<b>1</b>	<b>2</b>	Thick NMOS: W/L=10/10:Body
Thick NMOS: W/L=10/10: Gate	<b>3</b>	<b>4</b>	Thick NMOS: W/L=10/10: Drain
Thick NMOS: W/L=10/0.35:Source	<b>5</b>	<b>6</b>	Thick NMOS: W/L=10/0.35:Body
Thick NMOS: W/L=10/0.35: Gate	<b>7</b>	<b>8</b>	Thick NMOS: W/L=10/0.35: Drain
Thick NMOS(50X): W/L=0.4/10: Source	<b>9</b>	<b>10</b>	Thick NMOS(50X): W/L=0.4/10:Body
Thick NMOS(50X): W/L=0.4/10: Gate	<b>11</b>	<b>12</b>	Thick NMOS(50X): W/L=0.4/10: Drain
Thick NMOS(50X): W/L=0.3/10: Source	<b>13</b>	<b>14</b>	Thick NMOS(50X): W/L=0.3/10:Body
Thick NMOS(50X): W/L=0.3/10: Gate	<b>15</b>	<b>16</b>	Thick NMOS(50X): W/L=0.3/10: Drain
Thick NMOS(50X): W/L=0.3/0.35: Source	<b>17</b>	<b>18</b>	Thick NMOS(50X): W/L=0.3/0.35:Body
Thick NMOS(50X): W/L=0.3/0.35: Gate	<b>20</b>	<b>21</b>	Thick NMOS(50X): W/L=0.3/0.35: Drain
Thick NMOS(50X):W/L=0.4/0.35:Source	<b>21</b>	<b>22</b>	Thick NMOS(50X): W/L=0.4/0.35:Body
Thick NMOS(50X): W/L=0.4/0.35: Gate	<b>23</b>	<b>24</b>	Thick NMOS(50X): W/L=0.4/0.35: Drain

## Module CS TKN mod2

**Description: Thick gate NMOS .**

**Purpose : IV/CV/Temperature modeling**

- Pads assignment

Thick NMOS: W/L=10/1.5: Source	<b>1</b>	<b>2</b>	Thick NMOS: W/L=10/1.5:Body
Thick NMOS: W/L=10/1.5: Gate	<b>3</b>	<b>4</b>	Thick NMOS: W/L=10/1.5: Drain
Thick NMOS: W/L=10/0.8:Source	<b>5</b>	<b>6</b>	Thick NMOS: W/L=10/0.8:Body
Thick NMOS: W/L=10/0.8: Gate	<b>7</b>	<b>8</b>	Thick NMOS: W/L=10/0.8: Drain
Thick NMOS: W/L=10/0.5: Source	<b>9</b>	<b>10</b>	Thick NMOS: W/L=10/0.5:Body
Thick NMOS: W/L=10/0.5: Gate	<b>11</b>	<b>12</b>	Thick NMOS: W/L=10/0.5: Drain
Thick NMOS(50X):W/L=1.2/0.35:Source	<b>13</b>	<b>14</b>	Thick NMOS(50X): W/L=1.2/0.35:Body
Thick NMOS(50X): W/L=1.2/0.35: Gate	<b>15</b>	<b>16</b>	Thick NMOS(50X): W/L=1.2/0.35: Drain
Thick NMOS: W/L=10/0.32: Source	<b>17</b>	<b>18</b>	Thick NMOS: W/L=10/0.32:Body
Thick NMOS: W/L=10/0.32: Gate	<b>19</b>	<b>20</b>	Thick NMOS: W/L=10/0.32: Drain
Thick NMOS: W/L=10/0.36: Source	<b>21</b>	<b>22</b>	Thick NMOS: W/L=10/0.36:Body
Thick NMOS: W/L=10/0.36: Gate	<b>23</b>	<b>24</b>	Thick NMOS: W/L=10/0.36: Drain

## **Module CS TKP mod1**

**Description: Thick gate PMOS .**

**Purpose : IV/CV/Temperature modeling**

- Pads assignment

Thick PMOS(50X): W/L=0.3/10: Source	<b>1</b>	<b>2</b>	Thick PMOS(50X): W/L=0.3/10:Body
Thick PMOS(50X): W/L=0.3/10: Gate	<b>3</b>	<b>4</b>	Thick PMOS(50X): W/L=0.3/10: Drain
Thick PMOS(50X): W/L=0.3/0.35: Source	<b>5</b>	<b>6</b>	Thick PMOS(50X): W/L=0.3/0.35:Body
Thick PMOS(50X): W/L=0.3/0.35: Gate	<b>7</b>	<b>8</b>	Thick PMOS(50X): W/L=0.3/0.35: Drain
Thick PMOS: W/L=10/10: Source	<b>9</b>	<b>10</b>	Thick PMOS: W/L=10/10:Body
Thick PMOS: W/L=10/10: Gate	<b>11</b>	<b>12</b>	Thick PMOS: W/L=10/10: Drain
Thick PMOS: W/L=10/0.35:Source	<b>13</b>	<b>14</b>	Thick PMOS: W/L=10/0.35:Body
Thick PMOS: W/L=10/0.35: Gate	<b>15</b>	<b>16</b>	Thick PMOS: W/L=10/0.35: Drain
Thick PMOS(50X): W/L=0.4/10: Source	<b>17</b>	<b>18</b>	Thick PMOS(50X): W/L=0.4/10:Body
Thick PMOS(50X): W/L=0.4/10: Gate	<b>19</b>	<b>20</b>	Thick PMOS(50X): W/L=0.4/10: Drain
Thick PMOS(50X):W/L=0.4/0.35:Source	<b>21</b>	<b>22</b>	Thick PMOS(50X): W/L=0.4/0.35:Body
Thick PMOS(50X): W/L=0.4/0.35: Gate	<b>23</b>	<b>24</b>	Thick PMOS(50X): W/L=0.4/0.35: Drain

## **Module CS TKP mod2**

**Description: Thick gate PMOS .**

**Purpose: IV/CV/Temperature modeling**

- Pads assignment

Thick PMOS: W/L=10/1.5: Source	1	2	Thick PMOS: W/L=10/1.5:Body
Thick PMOS: W/L=10/1.5: Gate	3	4	Thick PMOS: W/L=10/1.5: Drain
Thick PMOS: W/L=10/0.8:Source	5	6	Thick PMOS: W/L=10/0.8:Body
Thick PMOS: W/L=10/0.8: Gate	7	8	Thick PMOS: W/L=10/0.8: Drain
Thick PMOS: W/L=10/0.5: Source	9	10	Thick PMOS: W/L=10/0.5:Body
Thick PMOS: W/L=10/0.5: Gate	11	12	Thick PMOS: W/L=10/0.5: Drain
Thick PMOS(50X):W/L=1.2/0.35:Source	13	14	Thick PMOS(50X): W/L=1.2/0.35:Body
Thick PMOS(50X): W/L=1.2/0.35: Gate	15	16	Thick PMOS(50X): W/L=1.2/0.35: Drain
Thick PMOS: W/L=10/0.32: Source	17	18	Thick PMOS: W/L=10/0.32:Body
Thick PMOS: W/L=10/0.32: Gate	19	20	Thick PMOS: W/L=10/0.32: Drain
Thick PMOS: W/L=10/0.36: Source	21	22	Thick PMOS: W/L=10/0.36:Body
Thick PMOS: W/L=10/0.36: Gate	23	24	Thick PMOS: W/L=10/0.36: Drain

## Module CS TN/P mod1/2

- **Module CS\_TN\_mod1 and CS\_TN\_mod2 and CS\_TP\_mod1 and CS\_TP\_mod2 contain thin gate NMOS and PMOS for DC, Temperature & Overlap Capacitance Spice modeling.**
- **Gate, drain, source and bulk of all devices are isolated..**

<b>L \ W</b>	<b>100</b>	<b>20</b>	<b>10</b>	<b>1.6</b>	<b>0.8</b>	<b>0.44</b>	<b>0.22</b>	<b>0.2</b>
<b>50</b>								
<b>20</b>								
<b>10</b>			X			P	X, P	
<b>1.2</b>			X					
<b>0.5</b>			X					
<b>0.22</b>			X					
<b>0.18</b>			X, P	P	X, P	P	X, P	
<b>0.16</b>			X					

1. X - Single Device with D, G, S, B isolated.
2. P - Parallel device (50x)
3. P\* - Parallel device (20x)



## Module CS TN mod1

**Description: Thin gate NMOS .**

**Purpose : IV/CV/Temperature modeling**

- Pads assignment

Thin NMOS(50X):W/L=0.8/0.18:Source	<b>1</b>	<b>2</b>	Thin NMOS(50X): W/L=0.8/0.18:Body
Thin NMOS(50X): W/L=0.8/0.18: Gate	<b>3</b>	<b>4</b>	Thin NMOS(50X): W/L=0.8/0.18: Drain
Thin NMOS(50X): W/L=0.44/10: Source	<b>5</b>	<b>6</b>	Thin NMOS(50X): W/L=0.44/10:Body
Thin NMOS(50X): W/L=0.44/10: Gate	<b>7</b>	<b>8</b>	Thin NMOS(50X): W/L=0.44/10: Drain
Thin NMOS: W/L=10/10: Source	<b>9</b>	<b>10</b>	Thin NMOS: W/L=10/10:Body
Thin NMOS: W/L=10/10: Gate	<b>11</b>	<b>12</b>	Thick NMOS: W/L=10/10: Drain
Thin NMOS: W/L=10/0.18:Source	<b>13</b>	<b>14</b>	Thin NMOS: W/L=10/0.18:Body
Thin NMOS: W/L=10/0.18: Gate	<b>15</b>	<b>16</b>	Thin NMOS: W/L=10/0.18: Drain
Thin NMOS(50X): W/L=0.22/10: Source	<b>17</b>	<b>18</b>	Thin NMOS(50X): W/L=0.22/10:Body
Thin NMOS(50X): W/L=0.22/10: Gate	<b>19</b>	<b>20</b>	Thin NMOS(50X): W/L=0.22/10: Drain
Thin NMOS(50X):W/L=0.22/0.18:Source	<b>21</b>	<b>22</b>	Thin NMOS(50X): W/L=0.22/0.18:Body
Thin NMOS(50X): W/L=0.22/0.18: Gate	<b>23</b>	<b>24</b>	Thin NMOS(50X): W/L=0.22/0.18: Drain

## Module CS TN mod2

**Description: Thin gate NMOS .**

**Purpose : IV/CV/Temperature modeling**

- Pads assignment

Thin NMOS: W/L=10/1.2: Source	<b>1</b>	<b>2</b>	Thin NMOS: W/L=10/1.2:Body
Thin NMOS: W/L=10/1.2: Gate	<b>3</b>	<b>4</b>	Thin NMOS: W/L=10/1.2: Drain
Thin NMOS: W/L=10/0.5:Source	<b>5</b>	<b>6</b>	Thin NMOS: W/L=10/0.5:Body
Thin NMOS: W/L=10/0.5: Gate	<b>7</b>	<b>8</b>	Thin NMOS: W/L=10/0.5: Drain
Thin NMOS: W/L=10/0.22: Source	<b>9</b>	<b>10</b>	Thin NMOS: W/L=10/0.22:Body
Thin NMOS: W/L=10/0.22: Gate	<b>11</b>	<b>12</b>	Thin NMOS: W/L=10/0.22: Drain
Thin NMOS(50X):W/L=1.6/0.18:Source	<b>13</b>	<b>14</b>	Thin NMOS(50X): W/L=1.6/0.18:Body
Thin NMOS(50X): W/L=1.6/0.18: Gate	<b>15</b>	<b>16</b>	Thin NMOS(50X): W/L=1.6/0.18: Drain
Thin NMOS(50X):W/L=0.44/0.18:Source	<b>17</b>	<b>18</b>	Thin NMOS(50X): W/L=0.44/0.18:Body
Thin NMOS(50X): W/L=0.44/0.18: Gate	<b>19</b>	<b>20</b>	Thin NMOS(50X): W/L=0.44/0.18: Drain
Thin NMOS: W/L=10/0.16:Source	<b>21</b>	<b>22</b>	Thin NMOS: W/L=10/0.16:Body
Thin NMOS: W/L=10/0.16: Gate	<b>23</b>	<b>24</b>	Thin NMOS: W/L=10/0.16: Drain

**Module CS TP mod1**

**Description: Thin gate PMOS .**

**Purpose : IV/CV/Temperature modeling**

- Pads assignment

Thin PMOS(50X):W/L=0.8/0.18:Source	<b>1</b>	<b>2</b>	Thin PMOS(50X): W/L=0.8/0.18:Body
Thin PMOS(50X): W/L=0.8/0.18: Gate	<b>3</b>	<b>4</b>	Thin PMOS(50X): W/L=0.8/0.18: Drain
Thin PMOS(50X): W/L=0.44/10: Source	<b>5</b>	<b>6</b>	Thin PMOS(50X): W/L=0.44/10:Body
Thin PMOS(50X): W/L=0.44/10: Gate	<b>7</b>	<b>8</b>	Thin PMOS(50X): W/L=0.44/10: Drain
Thin PMOS: W/L=10/10: Source	<b>9</b>	<b>10</b>	Thin PMOS: W/L=10/10:Body
Thin PMOS: W/L=10/10: Gate	<b>11</b>	<b>12</b>	ThickPNMOS: W/L=10/10: Drain
Thin PMOS: W/L=10/0.18:Source	<b>13</b>	<b>14</b>	Thin PMOS: W/L=10/0.18:Body
Thin PMOS: W/L=10/0.18: Gate	<b>15</b>	<b>16</b>	Thin PMOS: W/L=10/0.18: Drain
Thin PMOS(50X): W/L=0.22/10: Source	<b>17</b>	<b>18</b>	Thin PMOS(50X): W/L=0.22/10:Body
Thin PMOS(50X): W/L=0.22/10: Gate	<b>19</b>	<b>20</b>	Thin PMOS(50X): W/L=0.22/10: Drain
Thin PMOS(50X):W/L=0.22/0.18:Source	<b>21</b>	<b>22</b>	Thin PMOS(50X): W/L=0.22/0.18:Body
Thin PMOS(50X): W/L=0.22/0.18: Gate	<b>23</b>	<b>24</b>	Thin PMOS(50X): W/L=0.22/0.18: Drain

**Module CS TP mod2**

**Description: Thin gate PMOS .**

**Purpose : IV/CV/Temperature modeling**

- Pads assignment

Thin PMOS: W/L=10/1.2: Source	1	2	Thin PMOS: W/L=10/1.2:Body
Thin PMOS: W/L=10/1.2: Gate	3	4	Thin PMOS: W/L=10/1.2: Drain
Thin PMOS: W/L=10/0.5:Source	5	6	Thin PMOS: W/L=10/0.5:Body
Thin PMOS: W/L=10/0.5: Gate	7	8	Thin PMOS: W/L=10/0.5: Drain
Thin PMOS: W/L=10/0.22: Source	9	10	Thin PMOS: W/L=10/0.22:Body
Thin PMOS: W/L=10/0.22: Gate	11	12	Thin PMOS: W/L=10/0.22: Drain
Thin PMOS(50X):W/L=1.6/0.18:Source	13	14	Thin PMOS(50X): W/L=1.6/0.18:Body
Thin PMOS(50X): W/L=1.6/0.18: Gate	15	16	Thin PMOS(50X): W/L=1.6/0.18: Drain
Thin PMOS(50X):W/L=0.44/0.18:Source	17	18	Thin PMOS(50X): W/L=0.44/0.18:Body
Thin PMOS(50X): W/L=0.44/0.18: Gate	19	20	Thin PMOS(50X): W/L=0.44/0.18: Drain
Thin PMOS:W/L=10/0.16:Source	21	22	Thin PMOS: W/L=10/0.16:Body
Thin PMOS: W/L=10/0.16: Gate	23	24	Thin PMOS: W/L=10/0.16: Drain